THE INSTITUTION
OF ELECTRICAL
ENGINEERS
IEE

IEE PROCEEDINGS-G

Electronic Circuits and Systems

Vol. 135, 1988

Published by
The IEE, Savoy Place, London WC2R 0BL, United Kingdom
Publishing Department: PO Box 8, Southgate House, Stevenage, Herts. SG1 1HQ, United Kingdom

IEE Proceedings Part G

Electronic Circuits and Systems

The Institution of Electrical Engineers, Savoy Place, London WC2R 0BL, United Kingdom.
Publishing Department: PO Box 8, Southgate House, Stevenage, Herts. SG1 1HQ, United Kingdom

Volume 135 1988 UK ISSN 0143–7089

HONORARY EDITORS

Dr. D.G. Haigh (*University College, London*)
Dr. S.S. Lawson (*University of Warwick*)

Pages in issues of *IEE Proceedings Part G*, 1988

Pages	Issue No.	Date
1–44	1	February
45–100	2	April
101–132	3	June
133–180	4	August
181–220	5	October
221–264	6	December

This publication is copyright under the Berne Convention and the International Copyright Convention. All rights reserved. Apart from any copying under the UK Copyright Act 1956, part 1, section 7, whereby a single copy of this article may be supplied, under certain conditions, for the purposes of research or private study, by a library of a class prescribed by the UK Board of Trade Regulations (Statutory Instruments, 1957, no. 868), no part of this publication may be reproduced, stored in a retrieval system or transmitted in any form or by any means without the prior permission of the copyright owners. Permission is, however, not required to copy abstracts of papers or articles on condition that a full reference to the source is shown.

An IEE licensing arrangement exists whereby organisations entering into an agreement are legally entitled to make up to twenty copies of an IEE paper or article.

Authorisation to photocopy items for internal or personal use, or for the internal or personal use of specific clients, is granted by the Institution of Electrical Engineers for libraries and other users registered with the Copyright Clearance Center Transactional Reporting Service, provided that the base fee of $3.00 per copy is paid directly to the Copyright Clearance Center, Inc., 21 Congress Street, Salem, MA 01970, USA. 0143–7089/88 $3.00 + 0.00. This consent does not extend to other kinds of copying, such as copying for general distribution, for advertising or promotional purposes, for creating new collective works, or for resale.

Photocopies of individual papers published in the *IEE Proceedings* can be supplied from the IEE Library at 10p per page plus a handling charge of 50p per paper, which covers the cost of surface mail (airmail extra). The handling charge is waived if reprints are collected from Savoy Place by purchasers.

The telephone number of the IEE London office is 01 240 1871; telex 261176 IEELDN G, facsimile: 01 240 77 35.

The IEE is not as a body responsible for the opinions expressed by individual authors.
The IEE is a member of the Association of Learned & Professional Society Publishers.

© 1988: The Institution of Electrical Engineers

Secretary of the IEE: H.H.W. Losty, DEng, FEng, FIEE
Managing Editor: Bernard Dunkley; *Assistant Editor:* Louise Smith
Graphics Manager: Maurice Partridge

Typeset by: Santype International Limited, Salisbury, Wiltshire, United Kingdom
Printed by: Unwin Brothers Ltd., Old Woking, Surrey, United Kingdom

Index

IEE Proceedings Part G
Electronic Circuits and Systems
Vol. 135, 1988

ABBREVIATIONS

- p paper, address or lecture
- d discussion on a paper
- a abstract of paper or address
- e errata

Author index

A

Abuelma'atti, M.T. Prediction of RFI demodulation in bipolar operational amplifiers p29
Ahmed, M.T., Khan, I.A., and Parveen, T. see Khan, I.A.
Al-Khalili, A.J., Al-Khalili, D., and Khassem, M.S. Multiple single-chip microcomputer approach to fire detection and monitoring system p1
Al-Khalili, D., Al-Khalili, A.J., and Khassem, M.S. see Al-Khalili, A.J.
Amaratunga, G.A.J., and Crawley, D.G. see Crawley, D.G.
Ambardar, A., and Mandojana, J.C. see Mandojana, J.C.

B

Beenker, F.P.M., Veenstra, P.K., and Koomen, J.J.M. see Veenstra, P.K.
Benaissa, M., Dlay, S.S., Bouridane, A., and Holt, A.G.J. see Dlay, S.S.
Bhattacharyya, A.B., Singh, S.P., and Prabhakar, A. see Singh, S.P.
Bouridane, A., Dlay, S.S., Benaissa, M., and Holt, A.G.J. see Dlay, S.S.
Boussakta, S., Shakaff, A.Y.Md., Marir, F., and Holt, A.G.J. Number theoretic transforms of periodic structures and their applications p83
Boussakta, S., and Holt, A.G.J. Calculation of the discrete Hartley transform via the Fermat number transform using a VLSI chip p101
Boussakta, S., and Holt, A.G.J. Fast multidimensional discrete Hartley transform using Fermat number transform p253

C

Castro, R.D. Solving SPICE problems p177
Charalambous, C. Design of N-dimensional multiplierless spherically symmetric FIR digital filters by transformation p203
Charalambous, C., and Khreishi, H. Minimax design of 2D FIR linear phase digital filters p194
Chit, N.N., and Mason, J.S. Design of minimum phase FIR digital filters p258
Cichocki, A., and Unbehauen, R. Logarithmic and exponential switched-capacitor convertors and some of their applications p58
Cooper, A.R. Parallel architecture modified Booth multiplier p125
Crawley, D.G., and Amaratunga, G.A.J. 8 × 8 bit pipelined Dadda multiplier in CMOS p231

D

Dlay, S.S., Benaissa, M., Bouridane, A., and Holt, A.G.J. Diminished-1 multiplier for a fast convolver and correlator using the Fermat number transform p187
Drake, J.M., and Harbour, M.G. see Harbour, M.G.

G

Gorgui-Naguib, R.N. p-adic number theory p107

H

Harbour, M.G., and Drake, J.M. Simple *RC* model for integrated multiterminal interconnections p19
Holt, A.G.J., Boussakta, S., Shakaff, A.Y.Md., and Marir, F. see Boussakta, S.
Holt, A.G.J., Dlay, S.S., Benaissa, M., and Bouridane, A. see Dlay, S.S.
Holt, A.G.J., Shakaff, A.Y.Md., and Pajayakrit, A. see Shakaff, A.Y.Md.
Holt, A.G.J., and Boussakta, S. see Boussakta, S.

J

Jen, C.-W., and Jou, S.-J. see Jou, S.-J.
Jou, S.-J., and Jen, C.-W. Design of a systolic array system for linear state equations p211
Jun, Y.-H., and Park, S.-B. Piecewise polynomial models for MOSFET DC characteristics with continuous first order derivative p241

K

Khan, I.A., Ahmed, M.T., and Parveen, T. Novel wide-range electronically tunable ideal grounded inductance p104
Khassem, M.S., Al-Khalili, A.J., and Al-Khalili, D. see Al-Khalili, A.J.
Khreishi, H., and Charalambous, C. see Charalambous, C.
Koomen, J.J.M., Veenstra, P.K., and Beenker, F.P.M. see Veenstra, P.K.

L

Lawson, S.S., and Matharu, P.S. see Matharu, P.S.
Leong, H.W., and Liu, C.L. Discretionary channel routing p45
Liu, C.L., and Leong, H.W. see Leong, H.W.

M

Mandojana, J.C., and Ambardar, A. Computation of time response for linear networks: a novel approach p155
Maratos, N.G. Algorithm for design centering based on use of sensitivity information p11
Marir, F., Boussakta, S., Shakaff, A.Y.Md., and Holt, A.G.J. see Boussakta, S.
Mason, J.S., and Chit, N.N. see Chit, N.N.
Matharu, P.S., and Lawson, S.S. Reconfigurable programmable architecture for cascaded unit elements and lattice WDFs p181
Mertzios, B.G., and Syrmos, V.L. Implementation of digital filters via VLSI array processors p78
Moreno, E., and Rey, C. Calculation of the driving-point impedance of a two-terminal network by the dual variational method p97
Moukarzel, I.K., and Vidallon, C.M. Gradient approximation method for circuit optimisation p129

N

Nakajima, M., and Umeda, H. see Umeda, H.
Naraleski, A., and Pompignac, F. Thermal CAD of power hybrid devices using light computer means p34

P

Pajayakrit, A., Shakaff, A.Y.Md., and Holt, A.G.J. see Shakaff, A.Y.Md.
Park, S.-B., and Jun, Y.-H. see Jun, Y.-H.
Parveen, T., Khan, I.A., and Ahmed, M.T. see Khan, I.A.
Ping, Li, and Sewell, J.I. Filter realisation by passive network simulation p167
Pompignac, F., and Napieralski, A. see Napieralski, A.
Prabhakar, A., Singh, S.P., and Bhattacharyya, A.B. see Singh, S.P.

R

Rey, C., and Moreno, E. see Moreno, E.

S

Sangwine, S.J. Fault diagnosis in combinational digital circuits using a backtrack algorithm to generate fault location hypotheses p247
Sewell, J.I., and Ping, Li see Ping, Li
Sewell, J.I., and Wolovitz, L.B. see Wolovitz, L.B.
Shakaff, A.Y.Md., Boussakta, S., Marir, F., and Holt, A.G.J. see Boussakta, S.
Shakaff, A.Y.Md., Pajayakrit, A., and Holt, A.G.J. Practical implementations of block-mode image filters using the Fermat number transform on a microprocessor-based system p141
Singh, S.P., Prabhakar, A., and Bhattacharyya, A.B. Design methodologies for *C–2C* ladder-based D/A convertors for PCM codecs p133
Singh, V. New floating point impedance simulation using operational amplifiers p116
Surakampontorn, W., and Thitimajshima, P. Integrable electronically tunable current conveyors p71
Syrmos, V.L., and Mertzios, B.G. see Mertzios, B.G.

T

Thitimajshima, P., and Surakampontorn, W. see Surakampontorn, W.
Tsai, M.-K., Wang, J.-S., and Wu, C.-Y. see Wang, J.-S.

U

Umeda, H., and Nakajima, M. Analysis of an FET amplifier using power-dependent *S*-parameters p162
Unbehauen, R., and Cichocki, A. see Cichocki, A.

V

Veenstra, P.K., Beenker, F.P.M., and Koomen, J.J.M. Testing of random access memories: theory and practice p24
Vidallon, C.M., and Moukarzel, I.K. see Moukarzel, I.K.

W

Wang, J.-S., Wu, C.-Y., and Tsai, M.-K. Low power dynamic ternary logic p221
Wolovitz, L.B., and Sewell, J.I. General analysis of large linear switched capacitor networks p119
Wu, C.-Y., Wang, J.-S., and Tsai, M.-K. see Wang, J.-S.

ACTIVE NETWORKS

New floating point impedance simulation using operational amplifiers. V. Singh p116

ALGEBRA (incl. Matrix algebra)

p-adic number theory. R.N. Gorgui-Naguib p107

ALGORITHMS

Algorithm for design centering based on use of sensitivity information. N.G. Maratos p11
Discretionary channel routing. H.W. Leong and C.L. Liu p45
General analysis of large linear switched capacitor networks. L.B. Wolovitz and J.I. Sewell p119
Gradient approximation method for circuit optimisation. I.K. Moukarzel and C.M. Vidallon p129
Minimax design of 2D FIR linear phase digital filters. C. Charalambous and H. Khreishi p194
Parallel architecture modified Booth multiplier. A.R. Cooper p125
Simple *RC* model for integrated multiterminal interconnections. M.G. Harbour and J.M. Drake p19
p-adic number theory. R.N. Gorgui-Naguib p107

AMPLIFIERS

Analysis of an FET amplifier using power-dependent *S*-parameters. H. Umeda and M. Nakajima p162
Integrable electronically tunable current conveyors. W. Surakampontorn and P. Thitimajshima p71
New floating point impedance simulation using operational amplifiers. V. Singh p116
Prediction of RFI demodulation in bipolar operational amplifiers. M.T. Abuelma'atti p29

ARRAY PROCESSING

Design of a systolic array system for linear state equations. S.-J. Jou and C.-W. Jen p211
Implementation of digital filters via VLSI array processors. B.G. Mertzios and V.L. Syrmos p78
Parallel architecture modified Booth multiplier. A.R. Cooper p125

CIRCUIT THEORY AND DESIGN

Calculation of the discrete Hartley transform via the Fermat number transform using a VLSI chip. S. Boussakta and A.G.J. Holt p101
Calculation of the driving-point impedance of a two-terminal network by the dual variational method. E. Moreno and C. Rey p97
Computation of time response for linear networks: a novel approach. J.C. Mandojana and A. Ambardar p155
Design methodologies for *C–2C* ladder-based D/A convertors for PCM codecs. S.P. Singh, A. Prabhakar and A.B. Bhattacharyya p133
Design of a systolic array system for linear state equations. S.-J. Jou and C.-W. Jen p211
Discretionary channel routing. H.W. Leong and C.L. Liu p45
General analysis of large linear switched capacitor networks. L.B. Wolovitz and J.I. Sewell p119
Gradient approximation method for circuit optimisation. I.K. Moukarzel and C.M. Vidallon p129
Integrable electronically tunable current conveyors. W. Surakampontorn and P. Thitimajshima p71
Logarithmic and exponential switched-capacitor convertors and some of their applications. A. Cichocki and R. Unbehauen p58
New floating point impedance simulation using operational amplifiers. V. Singh p116
Novel wide-range electronically tunable ideal grounded inductance. I.A. Khan, M.T. Ahmed and T. Parveen p104
Parallel architecture modified Booth multiplier. A.R. Cooper p125
Solving SPICE problems. R.D. Castro p177

CODES AND DECODING

Design methodologies for *C–2C* ladder-based D/A convertors for PCM codecs. S.P. Singh, A. Prabhakar and A.B. Bhattacharyya p133

COMPUTER SIMULATION

Solving SPICE problems. R.D. Castro p177

COMPUTER-AIDED DESIGN

Gradient approximation method for circuit optimisation. I.K. Moukarzel and C.M. Vidallon p129
Thermal CAD of power hybrid devices using light computer means. A. Napieralski and F. Pompignac p34

DESIGN

Algorithm for design centering based on use of sensitivity information. N.G. Maratos p11
Multiple single-chip microcomputer approach to fire detection and monitoring system. A.J. Al-Khalili, D. Al-Khalili and M.S. Khassem p1

DIGITAL ARITHMETIC

Parallel architecture modified Booth multiplier. A.R. Cooper p125

DIGITAL CIRCUITS

Calculation of the discrete Hartley transform via the Fermat number transform using a VLSI chip. S. Boussakta and A.G.J. Holt p101
Diminished-1 multiplier for a fast convolver and correlator using the Fermat number transform. S.S. Dlay, M. Benaissa, A. Bouridane and A.G.J. Holt p187
Discretionary channel routing. H.W. Leong and C.L. Liu p45
Fast multidimensional discrete Hartley transform using Fermat number transform. S. Boussakta and A.G.J. Holt p253
Fault diagnosis in combinational digital circuits using a backtrack algorithm to generate fault location hypotheses. S.J. Sangwine p247
Filter realisation by passive network simulation. Li Ping and J.I. Sewell p167
Practical implementations of block-mode image filters using the Fermat number transform on a microprocessor-based system. A.Y.Md. Shakaff, A. Pajayakrit and A.G.J. Holt p141
Testing of random access memories: theory and practice. P.K. Veenstra, F.P.M. Beenker and J.J.M. Koomen p24

DIGITAL FILTERS

Design of N-dimensional multiplierless spherically symmetric FIR digital filters by transformation. C. Charalambous p203
Design of minimum phase FIR digital filters. N.N. Chit and J.S. Mason p258
Implementation of digital filters via VLSI array processors. B.G. Mertzios and V.L. Syrmos p78
Minimax design of 2D FIR linear phase digital filters. C. Charalambous and H. Khreishi p194
Reconfigurable programmable architecture for cascaded unit elements and lattice WDFs. P.S. Matharu and S.S. Lawson p181

DIGITAL-ANALOGUE CONVERSION

Design methodologies for *C–2C* ladder-based D/A convertors for PCM codecs. S.P. Singh, A. Prabhakar and A.B. Bhattacharyya p133

ERRORS AND ERROR ANALYSIS

Number theoretic transforms of periodic structures and their applications. S. Boussakta, A.Y.Md. Shakaff, F. Marir and A.G.J. Holt p83

FAULT DETECTION

Testing of random access memories: theory and practice. P.K. Veenstra, F.P.M. Beenker and J.J.M. Koomen p24

FAULT LOCATION

Fault diagnosis in combinational digital circuits using a backtrack algorithm to generate fault location hypotheses. S.J. Sangwine p247

FIELD-EFFECT TRANSISTORS

Analysis of an FET amplifier using power-dependent *S*-parameters. H. Umeda and M. Nakajima p162

FILTERS AND FILTERING

Design of N-dimensional multiplierless spherically symmetric FIR digital filters by transformation. C. Charalambous p203
Design of minimum phase FIR digital filters. N.N. Chit and J.S. Mason p258
Filter realisation by passive network simulation. Li Ping and J.I. Sewell p167
Minimax design of 2D FIR linear phase digital filters. C. Charalambous and H. Khreishi p194
Reconfigurable programmable architecture for cascaded unit elements and lattice WDFs. P.S. Matharu and S.S. Lawson p181

HAZARDS

Multiple single-chip microcomputer approach to fire detection and monitoring system. A.J. Al-Khalili, D. Al-Khalili and M.S. Khassem p1

IMAGE PROCESSING

Number theoretic transforms of periodic structures and their applications. S. Boussakta, A.Y.Md. Shakaff, F. Marir and A.G.J. Holt p83
Practical implementations of block-mode image filters using the Fermat number transform on a microprocessor-based system. A.Y.Md. Shakaff, A. Pajayakrit and A.G.J. Holt p141

INSTRUMENTATION AND MEASURING SCIENCE

Logarithmic and exponential switched-capacitor convertors and some of their applications. A. Cichocki and R. Unbehauen p58

INTEGRATED CIRCUITS

Integrable electronically tunable current conveyors. W. Surakampontorn and P. Thitimajshima p71
Logarithmic and exponential switched-capacitor convertors and some of their applications. A. Cichocki and R. Unbehauen p58

LINEAR NETWORKS

Computation of time response for linear networks: a novel approach. J.C. Mandojana and A. Ambardar p155

LOGIC

Low power dynamic ternary logic. J.-S. Wang, C.-Y. Wu and M.-K. Tsai p221

MATHEMATICAL TECHNIQUES

Algorithm for design centering based on use of sensitivity information. N.G. Maratos p11
Calculation of the discrete Hartley transform via the Fermat number transform using a VLSI chip. S. Boussakta and A.G.J. Holt p101
Calculation of the driving-point impedance of a two-terminal network by the dual variational method. E. Moreno and C. Rey p97
Diminished-1 multiplier for a fast convolver and correlator using the Fermat number transform. S.S. Dlay, M. Benaissa, A. Bouridane and A.G.J. Holt p187
Fast multidimensional discrete Hartley transform using Fermat number transform. S. Boussakta and A.G.J. Holt p253

Number theoretic transforms of periodic structures and their applications. S. Boussakta, A.Y.Md. Shakaff, F. Marir and A.G.J. Holt p83
Practical implementations of block-mode image filters using the Fermat number transform on a microprocessor-based system. A.Y.Md. Shakaff, A. Pajayakrit and A.G.J. Holt p141
Prediction of RFI demodulation in bipolar operational amplifiers. M.T. Abuelma'atti p29
p-adic number theory. R.N. Gorgui-Naguib p107

MATRIX ALGEBRA

Design of a systolic array system for linear state equations. S.-J. Jou and C.-W. Jen p211
General analysis of large linear switched capacitor networks. L.B. Wolovitz and J.I. Sewell p119
p-adic number theory. R.N. Gorgui-Naguib p107

MICROPROCESSORS

Practical implementations of block-mode image filters using the Fermat number transform on a microprocessor-based system. A.Y.Md. Shakaff, A. Pajayakrit and A.G.J. Holt p141

MICROWAVE SYSTEMS

Analysis of an FET amplifier using power-dependent *S*-parameters. H. Umeda and M. Nakajima p162

MODELLING

Implementation of digital filters via VLSI array processors. B.G. Mertzios and V.L. Syrmos p78
Piecewise polynomial models for MOSFET DC characteristics with continuous first order derivative. Y.-H. Jun and S.-B. Park p241
Simple *RC* model for integrated multiterminal interconnections. M.G. Harbour and J.M. Drake p19

NETWORKS

Calculation of the driving-point impedance of a two-terminal network by the dual variational method. E. Moreno and C. Rey p97
General analysis of large linear switched capacitor networks. L.B. Wolovitz and J.I. Sewell p119
Simple *RC* model for integrated multiterminal interconnections. M.G. Harbour and J.M. Drake p19

NUMERICAL ANALYSIS

Computation of time response for linear networks: a novel approach. J.C. Mandojana and A. Ambardar p155

OPTIMISATION

Gradient approximation method for circuit optimisation. I.K. Moukarzel and C.M. Vidallon p129

PLANT CONDITION MONITORING

Multiple single-chip microcomputer approach to fire detection and monitoring system. A.J. Al-Khalili, D. Al-Khalili and M.S. Khassem p1

POLYNOMIALS

Piecewise polynomial models for MOSFET DC characteristics with continuous first order derivative. Y.-H. Jun and S.-B. Park p241

POWER ELECTRONICS

Thermal CAD of power hybrid devices using light computer means. A. Napieralski and F. Pompignac p34

SIGNAL PROCESSING

Design of N-dimensional multiplierless spherically symmetric FIR digital filters by transformation. C. Charalambous p203
Logarithmic and exponential switched-capacitor convertors and some of their applications. A. Cichocki and R. Unbehauen p58
Minimax design of 2D FIR linear phase digital filters. C. Charalambous and H. Khreishi p194
Reconfigurable programmable architecture for cascaded unit elements and lattice WDFs. P.S. Matharu and S.S. Lawson p181

SIMULATION

Filter realisation by passive network simulation. Li Ping and J.I. Sewell p167
New floating point impedance simulation using operational amplifiers. V. Singh p116
Novel wide-range electronically tunable ideal grounded inductance. I.A. Khan, M.T. Ahmed and T. Parveen p104

VERY LARGE SCALE INTEGRATION

8 × 8 bit pipelined Dadda multiplier in CMOS. D.G. Crawley and G.A.J. Amaratunga p231
Implementation of digital filters via VLSI array processors. B.G. Mertzios and V.L. Syrmos p78

Book reviews

Evanescent mode microwave components George Craven and Richard Skedd p144
Microwave circuits Analysis and computer-aided design Vincent F. Fusco p60
Modern microwave technology Victor F. Veley p59
Notes on microwave circuits vol. 1 D. Kajfez p216